































































































































Vg=V gate−V bulk, Vs=V source−V bulk , Vd=V drain−V bulk
VGprime=Vg−VTOPHIGAMMA⋅PHI
VP=VGprime−PHI−GAMMA⋅[VGprimeGAMMA2 2−GAMMA2 ]





X1=Vp−VsVt , If = [ln 1limexp X1/2 ]
2 , X2=Vp−VdVt , Ir= [ ln 1limexpX2 /2 ]
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qI=−nq⋅[ 43⋅Xf 2Xf⋅XrXr2 XfXr −1]
qB=−GAMMA⋅VPPHI1e-6⋅1vt −[ nq−1nq ],when VGprime0
qB=−VGprimevt ,when VGprime≤0









































































































TC=⋅exp Vox  A













































Parameters for  a general purpose compact  operational amplifier 
         macromodel with typical UA741 values as default
Name     Symbol Description Unit Default
IB        IB Input bias current A 80e-9
IB_TC       IBTC Input bias temp. coeff. A oC-1 -1e-9
VOFF       VOFF Input offset voltage V 7e-4
VOFF_TC     VOFFTC Input offset voltage temp. coeff. V oC-1 1e-5
IOFF       IOFF            Input offset current A 1e-8
IOFF_T        IOFFTC Input offset current temp. coeff. A oC-1 -2e-10
RD       RD Differential input resistance Ω 2e6
RD_TC       RDTC Differential input res. temp. coeff. oC-1 1.82e4
CD       CD Differential input capacitance F 1.4e-12
AOL_0       AOL0 Differential gain at DC dB 105
GBP       GBP Differential unity gain frequency Hz 1e6
FP2       FP2 Differential gain second pole freq. Hz 3e6
CMRR_0      CMRR0 DC common-mode rejection ratio dB 90
FCM       FCM Common-mode gain zero frequency Hz 200
CMR       CMR Common-mode range voltage V 12
PSRT       PSRT Positive signal slew rate Vs-1 5e5
NSRT          NSRT Negative signal slew rate Vs-1 5e5
RO       RO Output resistance  Ω 75
ILMAX       ILMAX Maximum DC output current A 3.4e-2
ILMAX_TC   ILMAXTC Max. DC output current temp. coeff. A 
oC-1 -7.1e-5
VLIMP       VLIMP Maximum positive output voltage V 14
VLIMN       VLIMN Maximum negative output voltage V -14
Tnom       Tnom Circuit parameter measurement temp. oC 26.85
Temp       Temp Circuit temperature oC 26.85
SFACT1       SFACT1 Current limit scale factor V 0.85
SFACT2       SFACT2 Common-mode range scale factor V 10
SFACT3       SFACT3 Differential voltage gain scale factor -100
PWD       PWD Power consumption W 50e-3
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Equation based compact Macromodels:
       operational amplifier example*
Equations
Symbol+parameters
EDD quantity equations
*M.E. Brinson and S, Jahn, Compact macromodelling of operational amplifiers with equation defined devices, International
Journal of Electronics, Vol 96 (2), February 2009. pp. 109­122. 
   
Compact device modelling and circuit macromodelling
Equation defined device modelling of circuit blocks
Circuit equations
Output voltage plotted against time
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Oscillator Circuit
   
Compact device modelling and circuit macromodelling
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Digital simulation: one symbol ­>  multi­hardware description language code generation
                                              An unusual application of Verilog­A
VHDL Verilog
   
Compact device modelling and circuit macromodelling
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Qucs HDL code generation
Transient
Verilog
VHDL
   
Summary and future work
Summary
The  hierarchical  approach  to compact  semiconductor  device modelling and 
circuit macromodelling outlined in this presentation stresses the role  equation 
defined device modelling techniques  will take on as GPL simulator technology 
                                               evolves in the future.
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Future work
●  Add more MOSFET models – for example BSIM3, BSIM4 and PSP
●  Extend the range of optoelectronic device models
●  Improve the Verilog­A and Qucs interface documentation
●  Further develop the Verilog­A modular “turn key” capabilities
●  Cooperate with other “modellers” to add emerging technology device models
   to Qucs
●  General development to reduce bugs and add facilities listed in the package 
   to­do lists 
